program
Digital Design Using Verilog to Implement Single-Cycle & Pipelined 32-Bit Processors
- November 23, 2018
- 胡炳城, Bingcheng
Aiming at enhancing our understanding of how the central processing unit (CPU) works, this project invites us to build a MIPS single-cycle processor and a MIPS pipelined processor using Verilog.
Continue reading