Digital Design Using Verilog to Implement Single-Cycle & Pipelined 32-Bit Processors

Aiming at enhancing our understanding of how the central processing unit (CPU) works, this project invites us to build a MIPS single-cycle processor and a MIPS pipelined processor using Verilog.

Continue reading